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Abstract 
This paper presents the design, the mixed simulation and the implementation of an original FPGA embedded impedance analyser. 
This system is specially dedicated to piezo sensors and piezo transducers (audio and ultrasonic bands up to 10 MHz). 
The specificity of this SOPC is to avoid the measurement of the current through the impedance Z. The output resistance of the 
excitation generator VG is a numerical resistive network RG. This network is feedback controlled in order to maintain the 
impedance voltage at VG/2. The phase ϕ of this voltage is measured by synchronous detection. Real and imaginary parts of Z are 
determinated from RG and ϕ during a fast frequential sweep. The range of analysis is managed by a high accuracy DDS 
synthesizer. All the numerical architecture is implemented in a FPGA Stratix II board. Its design is done by using 
SimPowerSystems and Altera-DSP Builder tools. The architecture is validated by HIL simulation, in which the piezo transducer 
is modeled by a Butterworth van Dycke (BVD) structure. The system is tested within the bandwidth [1.8 MHz - 2.8 MHz] with a 
20 mm square ceramic resonant at 2 MHz. 
© 2010 Published by Elsevier Ltd. 
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1. Introduction 
Light embedded systems dedicated to the analysis of dipole impedance (Z) are little developed although the 
applications are very numerous (impedance spectroscopy [1], transducer diagnosis, nondestructive testing [2] …). 
The AD5933 integrated circuit, developed recently, is the most known [3, 4]. This circuit allows the direct analysis 
of no grounded impedance, higher than 100 Ω and for frequencies below 100 kHz. For the test of piezotransducers 
or piezo sensors whose impedance could be lower than 100 Ω, it is necessary to extend the measurement ranges 
(frequency and resistance). So, we propose a system implemented on a FPGA circuit which allows the measurement 
of a grounded complex impedance up to 5 MHz. Another interest of this work for the designer lies in the possibility 
to parameter and to calibrate the device by using the HIL strategy [5] in which the impedance can be modeled. 
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2. In-line measurement technique of Z(f) 
2.1 Classical methods 
To determine the complex impedance Z = R + jX, the classic ratiometric VT/IT  method requires the simultaneous 
measurement of the transducer current IT and voltage VT. The current is determined by measuring the voltage across 
a shunt resistor RS in series with the transducer (Fig 1). In practice, different values RS must be used according to the 
range of impedance. A second method, used for example by the Analog Devices AD5933 circuit, is to realize the IT
measurement using a current to voltage converter (Fig 2). This solution requires a high speed operational amplifier 
with very low bias current. Moreover the connection of the dipole must be perfectly floating. 
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Fig 1. Classical circuit for impedance measurement   Fig 2. Current to voltage converter
2.2 Proposed method 
In order to avoid the current measurement, we have chosen a feedback method which is described in Fig 3. 
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Fig 3. Principle scheme of the system 
The sin(ωt) and cos(ωt) generator VG carries out a frequential sweeping (f) in the transducer resonance area. 
The resistance RG is controlled by a PI controller in order to ensure the stabilization of the amplitude of VT to the 
constant value 2/VG whatever the excitation frequency is. This choice has three important advantages: 
• Without feedback, the sensibility ΔVT/ΔZ is maximal 
• The value RG obtained during sweeping represents approximatively the evolution of Z  [6]. 
• RG is equal to Z  at the resonance and antiresonance frequencies of the transducer 
The phase ϕ between VT and VG is determinated by synchronous detection. Real and imaginary parts R and X are 
calculated from ϕ and RG at each frequency. The determination of Z is made with sufficient signal to noise ratio. It 
can be applied to grounded transducers as well. 
2.3 R and X determination  
The voltage applied on the transducer is:  
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We note 1VG =  and 
ϕ= jT e5,0V  and jXRZ +=
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By separating the real and imaginary parts, we obtain the system of equations: 
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The elements of Z are calculated according to: 
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3. HIL simulation and FPGA implementation
The numerical architecture is implemented on a FPGA Stratix II board (Altera). A simulink model is created 
using the DSP Builder library tools [7]. This model is directly implementable on the material target. The DDS 
parameters and the filter coefficients are calculated for a frequency clock equal to 100 MHz (Fig 4). RG network and 
the BVD transducer model (Fig 5) are described with SimPowerSystems tools. 
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Fig  4. DSP builder diagram DDS and RG Controller Block   Fig 5. BVD transducer model  
The R-X computing block uses a synchronous detection (Fig 6) and quantized arithmetic operations (Fig 7). 
Equation 
(2) 
VT
X LPF 4 
X
LPF
4 
sin(ωt)
RG 
cos(ωt)
R
X
cos(ϕ)
sin(ϕ) 
X_imag
R_real
LUT
X
RG
X
R
VG
VT
VT
IL
8192
a1
b1
z-1
16 16 z-1
+
+
+
+
+
4
0.250.5
X
1.25
-
+
-
+
2915 16
X a2
b2
z-1
16 16 z-1
+
+
+
k2
k1 32 32
16 16
16 16
32 32 a
b
q
r
a=b*q+r
a
b
q
r
a=b*q+r
a
b
q
r
a=b*q+r
a
b
q
r
a=b*q+r
X
X
1000
2
Fig 6. Synchronous detection   Fig 7. DSPbuilder diagram R-X computing block 
4. Results 
We have tested the analyser by using the BVD model of a square ultrasonic ceramic with thickness resonance 
mode. The main characteristics of this transducer are shown in table 1. 
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R0 C0 R1 C1 L1 Antiresonance frequency
1.85 kΩ 3.02 nF 1.5 Ω 715 pF 8.68 μH 2.23 MHz 
Table.1 The electrical characteristics of a square 20*20 mm transducer 
R and X measurements are compared to the theoretical values of the model in Fig 8. The analysis bandwidth 
extends from 1.8 to 2.8 MHz. The measurement accuracy is 1.5 Ω and the time of analysis is lower than 10 ms. 
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Fig 8. Theoretical and measured values of R and X  
5- Conclusion 
We have developed and implemented a FPGA circuit with an impedance analyser. The device is able to estimate 
in real-time the frequential input impedance of an operating piezoelectric transducer. This measurement is of great 
interest as it provides very useful informations on the operating conditions of the transducer and on the acoustic 
load. The measurement method uses a feedback voltage technique applied to the transducer and so it is not 
necessary to measure the current. The second original feature lies in the hardware in the loop simulation of the 
system, which makes it possible to reduce prototyping time. Finally, this architecture is very flexible for the 
designer. Zoom functions or automatic detection of the resonance can be added. It is possible also to make the DDS 
adaptative in order to optimize the sweeping rate according to the variations of impedance [8].
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